Technical Document
Specifications
Mounting Type
Surface Mount
Package Type
QFN
Pin Count
24
Dimensions
4 x 4 x 0.85mm
Length
4mm
Width
4mm
Height
0.85mm
Maximum Operating Supply Voltage
3.63 V
Maximum Output Frequency
200MHz
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
1.71 V
Product details
Si5334/35/38 Clock Generators, Silicon Labs
The Silicon Labs Si5334/35/38 are differential and LVCMOS clock generators which provide any rate, any output frequency synthesis. They enable a single device to replace multiple crystal oscillators and fixed-frequency clock generators.
Any combination of output frequencies can be generated with exactly 0 ppm error. Independent signal format and VDDO options provide integrated level translation, supporting LVPECL/LVDS/HCSL/LVCMOS clock generation up to 712.5 MHz with sub 1 ps RMS phase jitter.
Stock information temporarily unavailable.
Please check again later.
₹ 1,830.73
Each (Exc. GST)
₹ 2,160.26
Each (Including GST)
Standard
1
RS Components & Controls (I) Ltd
Distribution hub - B-89, Sector 67, Noida, Gautam Budh Nagar, (Uttar Pradesh), 201 301
₹ 1,830.73
Each (Exc. GST)
₹ 2,160.26
Each (Including GST)
Standard
1
Buy in bulk
quantity | Unit price |
---|---|
1 - 24 | ₹ 1,830.73 |
25 - 99 | ₹ 1,433.50 |
100 - 499 | ₹ 1,396.74 |
500 - 999 | ₹ 1,379.06 |
1000+ | ₹ 1,361.83 |
Technical Document
Specifications
Mounting Type
Surface Mount
Package Type
QFN
Pin Count
24
Dimensions
4 x 4 x 0.85mm
Length
4mm
Width
4mm
Height
0.85mm
Maximum Operating Supply Voltage
3.63 V
Maximum Output Frequency
200MHz
Minimum Operating Temperature
-40 °C
Maximum Operating Temperature
+85 °C
Minimum Operating Supply Voltage
1.71 V
Product details
Si5334/35/38 Clock Generators, Silicon Labs
The Silicon Labs Si5334/35/38 are differential and LVCMOS clock generators which provide any rate, any output frequency synthesis. They enable a single device to replace multiple crystal oscillators and fixed-frequency clock generators.
Any combination of output frequencies can be generated with exactly 0 ppm error. Independent signal format and VDDO options provide integrated level translation, supporting LVPECL/LVDS/HCSL/LVCMOS clock generation up to 712.5 MHz with sub 1 ps RMS phase jitter.